Abstract: A high-speed divide-by-32/33 frequency divider has been developed in a 0.25/spl mu/m CMOS technology. The source-coupled logic (SCL) structure is used to reduce the switching noise and to ...