In ASIC physical implementation, once layout is generated, it must follow all the design rules for successful manufacturing and must match the schematic of the required design. To ensure this in ...

Author Bio: Working as a Senior Engineer in eInfochips for over two years and having overall 6+ years of experience in Analog layout design. Graduated in Electronics & Communication engineering.