Abstract-- In this paper a new approach to the implementation of 3D graphics applications on a SoC architecture is described ... optimized by allowing the mapping of some high-level library functions ...
three billion transistor Multi-Purpose Processor Array IC using a Mentor Graphics® functional verification, physical design and verification, and design-for-test flow incorporating the Questa®, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback