Abstract: We present a leakage and read bitline (RBL) swing aware Compute-in-Memory (CIM) design leveraging a promising high-density gain-cell embedded DRAM bitcell and the intrinsic RBL capacitors to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback