This work suggests a FGMOS-based efficient exclusive-OR (XOR) gate design for PFSCL. The pull-down transistor is changed to a FGMOS transistor in the proposed design, which eliminates the pull-down ...

Gate loop requirements and recommendations for the gate driver output stage are explained. A flowchart for the design of integrated gate drivers is presented with the boundary constraints from the ...