Abstract: This paper presents the first 28 nm ASIC implementation of an accelerator for the post-quantum digital signature scheme XMSS. In particular, this paper presents an architecture for a novel, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback