Abstract: With scaling of interconnect versus gate delays in advanced technology nodes, placement with buffer porosity awareness is essential for timing closure in physical synthesis flows. However, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback