Abstract: A 7b time interleaved hybrid ADC in 40nm CMOS is presented. The ADC consists of two pipelined ... The prototype achieves a peak SNDR of 38dB at 3.5GS/s while consuming approximately 6.2mW.