Abstract: This paper proposes a dynamic model with iron saturation to obtain better dynamic performance and more accurately steady-state performance than the dynamic model without iron saturation for ...

Abstract: A novel digital delay generator (DDG) based on FPGA was designed with 4.4ms range and 65ps resolution. The time-to- digital conversion (TDC) utilizing dual tapped delay lines was implemented ...