News
This article presents a 12-bit column-parallel two-step single-slope analog-to-digital converter (SS ADC). With the merging of analog memory capacitor and input sampling capacitor, the proposed ...
This article introduces a dual-alternating-slope digital-to-time converter (DASDTC) topology that reduces the dependency of DTC delay on component values and power supply. A power-and area-efficient ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results