Abstract: This article presents a 1.75-GS/s single-channel 7-bit successive approximation register (SAR) analog-to-digital converter (ADC) that is based on loop-unrolled architecture with ...
Abstract: This paper presents design of a power-efficient 18bit successive approximation register (SAR) analog-to-digital converter (ADC). A pre-quantization based on continuous-time (CT) SAR ADC is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback