This paper presents a high throughput, area optimized FPGA based design of the 128-bit Advanced Encryption Standard (AES) algorithm using a combination of techniques such as pipelining, sub-pipelining ...