Also, at the system level, the GHz REF has to be generated on-chip (i.e., cascaded PLLs). The power overhead, e.g., additional 20mW in [2], and unwanted coupling between the two VCOs become inevitable ...