as the tool will analyze the bad clock gates and help to not insert them during synthesis. For a design with instantiated integrated clock gating (ICG) cells to save power, the designer also needs to ...