Abstract: This paper presents a 40-Gb/s transmitter (TX) and receiver (RX) chipset for chip-to-chip communications in a 65-nm CMOS process. The TX implements a quarter-rate multi-multiplexer ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback