The presented architecture designed to operate both D-PHY and C-PHY sharing in-common blocks so that we can save the area and the I/O pins. In order to facilitate the architecture, we propose how the ...